A VHDL Reaction Timer

Download Project:

Fields with * are mandatory

This simple project will combine many advanced VHDL techniques including timers, seven segment display drivers, packages and functions, and state machines to create a simple game that to test a person’s reaction time.

A VHDL Reaction Timer – Reaction Timer Code:
library IEEE;
use IEEE.std_logic_1164.all;
USE IEEE.std_logic_unsigned.ALL;
USE work.bin_to_7seg.ALL;

50Mhz clock signal from the DE2 board
clk: IN std_logic;

KEY3 and KEY0 on the DE2 board
, reset: IN std_logic;

Outputs for the LEDS
LEDR, LEDG: OUT std_logic_vector(7 DOWNTO 0);

7 segment display outputs
digit1, digit2, digit3, digit4: OUT std_logic_vector(6 DOWNTO 0));
ARCHITECTURE Lab5_beh of Lab5 IS

definition for the four states used for the state machine
Type Timer_State IS (idle, countdown, timing, score);

Signals of type Timer_State used to control the state machine
SIGNAL current_state, next_state : Timer_State := idle;


bit bina
ry value of the elapsed time in milliseconds
SIGNAL elapsed_time: std_logic_vector(15 DOWNTO 0):= (OTHERS => ‘0’);

Flag that indicates the status of the countdown
SIGNAL countdown_done: std_logic := ‘0’;
Source: Michigan Technological University

Download Project

>> 50+ Latest FPGA & VHDL Simulation Projects for Final Year Engineering Students

>> 100+ Easy Electronics Projects for Engineering Students

Download Project:

Fields with * are mandatory